This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | |||
en:ztex_boards:ztex_fpga_boards:first_steps_with_ise [2012/09/20 15:43] – [Creating a new project] stefan | en:ztex_boards:ztex_fpga_boards:first_steps_with_ise [2016/08/18 07:05] (current) – gelöscht stefan | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | ====== First steps with ISE ====== | ||
- | This section describes how FPGA bitstreams are generated and how new projects are created. | ||
- | |||
- | ===== Generating the Bitstream ===== | ||
- | This section describes how the bitstream of an example of the SDK is created with Xilinx ISE. | ||
- | |||
- | - Start the Xilinx ISE | ||
- | - In the menu: ' | ||
- | - Single-click on the main source file in the source hierarchy field (1) and double click on ' | ||
- | - The Bitstream is stored in a bit file, e.g. ucecho.bit. These files can be uploaded via USB using the [[en: | ||
- | |||
- | ===== Creating a new project ===== | ||
- | This section explain how an new project is created | ||
- | |||
- | **1.** In the ISE menu: ' | ||
- | **2.** Enter a project name (e.g. myProject) and the location of the new project: \\ | ||
- | {{: | ||
- | **3.** Select the device settings from the following table below and choose the Simulator / Language (usually " | ||
- | ^ USB-FPGA Module ^ Family ^ Device ^ Package ^ Speed ^ | ||
- | | 1.2 | Spartan 3 | XC3S400 | ||
- | | 1.11a | Spartan 6 | XC6SLX9 | ||
- | | 1.11b | Spartan 6 | XC6SLX16 | ||
- | | 1.11c | Spartan 6 | XC6SLX25 | ||
- | | 1.15a | Spartan 6 | XC6SLX45 | ||
- | | 1.15b | Spartan 6 | XC6SLX75 | ||
- | | 1.15d | Spartan 6 | XC6SLX150 | ||
- | | 1.15x | Spartan 6 | XC6SLX150 | ||
- | | 1.15y | Spartan 6 | XC6SLX150 | ||
- | |||
- | |||
- | {{: | ||
- | **4.** Create new sources if desired. Usually it is more comfortable to use sources from another project as starting point. This can be done in the next dialog box. (step 5.)\\ | ||
- | {{: | ||
- | **5.** Add existing sources here. If you use sources from another project (as starting point) check the 'Copy to Project' | ||
- | {{: | ||
- | **6.** Verify the summary and click ' | ||
- | {{: | ||
- | **7.** The new project is created. The sources can be opened by double-clicking on it.\\ | ||
- | {{: | ||
- | |||
- | |||
- | |||
- | |||
- | ===== Examples ===== | ||
- | The [[en: | ||
- | starting point for own applications. | ||
- | |||
- | ===== VHDL tutorials ===== | ||
- | There are many VHDL tutorials available in the Internet. One of them (which is much more than just a tutorial) is | ||
- | [[http:// | ||
- | Other ones can be found using [[http:// | ||
- | |||
- | {{indexmenu_n> |